The architecture, adaptability and performance of SLAC's single board controller module will be detailed.
Introduction
In FASTBUS systems there are many tasks that could benefit from the availability of a single card microcomputer. All experiments involve a large element of slow-real-time equipment monitoring and control tasks to be contrasted with high speed data acquisition.
Such tasks are ideal for an MPU. A single card MPU has the added advantage of being totally self contained with no need for power or chassis mounting beyond that provided by the FASTBUS segment itself. At Finally, there is an OVERLAPPED command mode similar to COMMAND mode except that the SFC DOES NOT wait for the slave's acknowledge before sending the XACK* back to the MPU.
This allows pipelining between the MPU and the SFC .
The next word in a block can be fetched while the last is being moved on FASTBUS. Or, something useful could be done while waiting for a slow module or while waiting for an address connection involving multiple segments and SI's.
For diagnostics one could do an overlapped command as master involving the SFC itself as the slave. Then one has control over slave SS response as well as slave response latency.
FASTBUS Slave Capability
The SFC defines its slave characteristics through software emulation. Once selected it enters a software state machine loop: 1) wait for command ready, 2) read command bits (RD, MS), 3) mask-shift-indexed branch to the appropriate command handler, 4) make DK, SS response, and 5) go back to step 1 until deselected.
The SFC hardware provides support for address recognition, but after that the slave is under software control.
The SFC will respond to geographic addressing, general broadcasts, pattern selects, sparse data scan, SR scan, and logical addressing.
Wait is generated automatically upon detection of a logical address within range. The slave software must further examine the IA to make sure it is valid and then make a pseudo DK response to set the SS code, drop WT, and let the AK go on.
The By splitting out the HOST function from the main data aquisition computer one can arrange a minimal backup that assures equipment integrity during downtime.
Self Diagnostic Capability
The SFC can address itself geographically, logically, or in a broadcast.
The automatic WT generation controls are turned off in all these cases except for logical addressing.
Thus the software can test all of the master handshake logic, the slave handshake logic, all address recognition logic, wait generation logic, and timeout counter operation.
Typically the diagnostic software would put the SFC in auto-slave mode and then perform read and write CYCLE's to itself.
To test WT generation the software would logically address itself and use OVERLAPPED commands so as not to hang up when WT is asserted.
The same approach works for testing proper operation of the timeout counter.
Logic Design
The SFC uses an entirely asynchronous design to translate MULTIBUS handshakes into FASTBUS and back.
The interface hardware is about 1/3 TTL and 2/3 ECL or level translators. The bulk of the logic is contained in PAL devices programmed with a high level PAL equation assembler.
The balance of the logic consists of registers, drivers, and receivers, with a small amount of random logic for arbitration and signal conditioning.
Future Plans
A PC version of the SFC is in preparation. Every effort will be made to produce a single width module.
This presents some problems due to the width of the MULTIBUS connector. Customized female P1 and P2 connectors will have to be made a part of the PC implementation.
Another feature of the PC version will be a small wire wrap area on board where the user will be able to kludge in small amounts of customization logic. One of the first uses for this area will likely be to add a high speed sequencer for the SFC. Detailed timing analysis shows that if driven from a high speed RAM instead of through MULTIBUS with all the attendant address decoding and handshaking, the SFC may be capable of a speed/throughput increase of nearly an order of magnitude for such sequences. The PC version will have a local 32 bit TTL bus plus jumper posts to wrap to in order to simplify adding such a sequencer later.
